

UNITED STATES PATENT AND TRADEMARK OFFICE  
**CERTIFICATE OF CORRECTION**

PATENT NO. : 7,000,162 B2  
APPLICATION NO. : 09/682233  
DATED : February 14, 2006  
INVENTOR(S) : Bernstein et al.

Page 1 of 2

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Please add the entire "in col. 1, line 43 "Summary of the Invention" as indicated on page 2 of 2. It was omitted in the Letters Patent.

Column 7

Line 30, delete "whore" and insert -- where --

Column 8

Line 44, delete "arc" and insert -- are --

Column 9

Line 54, delete "tail" and insert -- rail --

Column 10

Line 36, delete "front" and insert -- from --

Column 11

Line 56, delete "or" and insert -- of --

**SUMMARY OF THE INVENTION**

A first aspect of the present invention is an integrated circuit device, comprising: a first power rail for supplying power to a first latch and a circuit during a first clock phase; a second power rail for supplying power to a second latch during a second clock phase; and the circuit coupled between an output of the first latch and an input of the second latch.

A second aspect of the present invention is an integrated circuit device, comprising: a first power rail for supplying power to an L1 latch of an L1/L2 latch during a first clock phase; and a second power rail for supplying power to an L2 latch of the L1/L2 latch and to a circuit coupled to an output of the L2 latch during a second clock phase.

A third aspect of the present invention is an integrated circuit device, comprising: a first power rail for supply power to first latch and a first circuit during a first clock phase; a second power rail for supplying power to a second latch and a second circuit during a second clock phase; a third power rail for supplying power to a third latch and a third circuit during a third clock phase; a fourth power rail for supply power to fourth latch and a fourth circuit during a fourth clock phase; and the first circuit coupled between an output of the first latch and an input of the second latch, the second circuit coupled between an output of the second latch and an input of the third latch, the third circuit coupled between an output of the third latch and an input of the fourth latch and the fourth circuit coupled to an output of the fourth latch.

UNITED STATES PATENT AND TRADEMARK OFFICE  
**CERTIFICATE OF CORRECTION**

PATENT NO. : 7,000,162 B2  
APPLICATION NO. : 09/682233  
DATED : February 14, 2006  
INVENTOR(S) : Bernstein et al.

Page 2 of 2

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:


A fourth aspect of the present invention is a method of stressing an integrated circuit device, the integrated circuit device including a first power rail for supplying power to first latch and a circuit, a second power rail for supplying power to a second latch, and the circuit coupled between an output of the first latch and an input of the second latch, comprising: powering the power rail during each phase of a first clock; and powering the second power rail phase of a second clock.

A fifth aspect of the present invention is a method of stressing an integrated circuit device, the integrated circuit device including a first power rail for supplying power to an L1 latch of an L1/L2 latch; and a second power rail for supplying power to an L2 latch of the L1/L2 latch and to a circuit coupled to an output of the L2 latch, comprising: powering the first power rail during each phase of a first clock; and powering the second power rail during each phase of a second clock.

A sixth aspect of the present invention is a method of stressing an integrated circuit device, the integrated circuit device including a first power rail for supply power to first latch and first circuit, a second power rail for supplying power to a second latch and a second circuit, a third power rail for supplying power to a third latch and a third circuit, a fourth power rail for supply power to fourth latch and a fourth circuit, and the first circuit coupled between an output of the first latch and an input of the second latch, the second circuit coupled between an output of the second latch and an input of the third latch, the third circuit coupled between an output of the third latch and an input of the fourth latch and the fourth circuit coupled to an output of the fourth latch, comprising: powering the first power rail during each phase of a first clock; powering the second power rail during each phase of a second clock; powering the third power rail during each phase of a third clock; and powering the fourth rail during each phase of fourth clock.

Signed and Sealed this

Twenty-second Day of August, 2006



JON W. DUDAS  
*Director of the United States Patent and Trademark Office*